

11/16/01
11/16/01
11/16/01
**PATENT NUMBER and
ISSUE DATE**

U.S. UTILITY Patent Application

APPL NUM 10015209	FILING DATE 11/16/2001	CLASS 438	SUBCLASS 1	GAU 2825	EXAMINER - THOMPSON
----------------------	---------------------------	--------------	---------------	-------------	------------------------

****APPLICANTS:** Hashimoto Eiki;

****CONTINUING DATA VERIFIED:**

None *[Signature]*

**** FOREIGN APPLICATIONS VERIFIED:**

JAPAN 354306/2000 11/21/2000 *VERIFIED* *[Signature]*

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>	
Foreign priority claimed 35 USC 119 conditions met		Yes <input type="checkbox"/> No <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No <input checked="" type="checkbox"/>	ATTORNEY DOCKET NO NEKU 19.181
Verified and Acknowledged Examiners's initials <i>[Signature]</i>			
TITLE : Semiconductor circuit designing apparatus and a semiconductor circuit designing method in which the number of steps in a circuit design and a layout design is reduced			

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for [Signature]
Assistant Examiner		DRAWING	
		Sheets Drawn	Fig.s Drawn
Primary Examiner		Print Fig.	
		Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 363. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			
TERMINAL		FILED WITH: <input type="checkbox"/> DISK (CRF) <input type="checkbox"/> CD-ROM (Attached in pocket on right inside flap)	
DISCLAIMER			

FILED WITH:

DISK (CRF)

CD-ROM

(Attached in pocket on right inside flap)